



A METHOD AND APPARATUS FOR TESTING MEMORY

ABSTRACT OF THE DISCLOSURE

A method and apparatus for accurately testing the addressing of memory devices having memory sets where the data input and data output have width

5 disparities. The method and apparatus ensure that unique patterns are completely written to and read from the memory set in their entirety, thus ensuring that the memory set is valid.

200104060000192